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ABSTRACT
Correct interaction of asynchronous hardware protocols re-
quires verification. Performance and power of asynchronous
hardware circuits and protocols can be vastly improved by
modifying them with judicious application of timing con-
straints. A methodology is presented for verifying larger
asynchronous protocols through compositional model check-
ing with symbolic methods. This approach uses Relative
timing constraints for modeling timed asynchronous hard-
ware protocols and hence is generic for timed and untimed
protocols. This paper illustrates the modeling technique for
interleaving and simultaneous models with relative timing,
which helps in pruning state space. Properties which are
verified for ensuring correctness of composed models are ex-
plained. Case studies of a linear pipeline controller and C-
Element are discussed by applying BDD and SAT methods.
The simultaneous model yields better execution times when
compared to interleaving for large number of compositions.
In the simultaneous model, SAT methods tend to find a
counter example in lesser time than BDD methods. Auto-
matic model and property generation, leading to push but-
ton solution will enable verification of larger control planes.
1. INTRODUCTION
Design and verification of asynchronous hardware proto-
cols is a challenge which must be formally addressed. This
verification is required for the correct design of individual
protocols implemented with logic gates, as well as the com-
position of protocols and controllers into a system.
There are primarily two methods of verification. Firstly,
conformance checking [5], where an implementation is checked
for conformance against a specification. This approach gen-
erally works well for leaf level components. A specification
for these blocks is usually readily available because it was
used for design and synthesis. Secondly, model checking
can be employed to verify deadlock, liveness, safety and
other required correctness properties. This approach gener-
ally works well for protocols that have been composed into
systems where a global specification may not be available.
This work attempts to extend the ability to validate asyn-
chronous systems by studying circuit models and different
algorithms to compositions of asynchronous specifications.
Formal verification ensures correctness of a system given
a required set of properties. Scalability due to state explo-
sion has been a primary challenge in the verification commu-
nity. State explosion is worse in the asynchronous paradigm
due to the extra concurrency produced by unbounded delay
models. To avoid state explosion problem, efficient mod-
Figure 1: Illustrating the Model checking flow.
eling techniques, symbolic methods, abstraction and com-
positional reasoning have been explored. Our focus in this
paper is to apply Symbolic model checking [8] on the com-
position of minimized controller state graphs which are in
conformance with their specifications.
Performance and power of asynchronous hardware circuits
and protocols can be vastly improved by modifying them
with judicious application of timing constraints [10]. A new
method of representing timing has been developed called
relative timing [11]. The logical effect of timing on a system
results in signals that arrive at certain nodes in a design
in a fixed order. For instance, data arrives at a flip-flop
before the clock due to system timing. This relationship is
represented in relative timing (RT) as a point-of-convergence
(POC) timing constraint that enforces signal ordering. The
common timing reference of the two race paths is represented
as a point-of-divergence (POD).
A methodology for synthesizing creating asynchronous de-
signs with timing information for performance targets, power
delay optimizations, and post layout timing validation us-
ing commercial ASIC CAD tools is being developed [12].
However, the system level verification has not yet been ad-
dressed. The verification problem becomes even more chal-
lenging when the protocols are timed. In this work, a method-
ology is developed for verifying larger asynchronous hard-
ware protocols with timing through compositional symbolic
model checking. An automated CAD tool is being built to
provide a push button solution for symbolic model checking
based on this paper.
A key aspect of this work is to enable the verification of
timed asynchronous protocols. Designs will be checked for
incorrect behavior when signal ordering is not logically en-
forced. When signal ordering can be enforced by system
timing a relative timing constraint can be used. Relative
timing constraints will be enforced within our model to prove
timed behavioral correctness. This approach enables hier-
archical Symbolic Model checking of composed modules for
both timed and untimed asynchronous hardware protocols,
as well as clocked protocols.
The basic flow is illustrated as shown in Fig. 1. Inputs
are the protocol controllers to be composed in the form of
a state graph. Relative timing constraints are provided for
timed asynchronous hardware protocols at each level of hi-
erarchy. The composed model is constructed by translators
for both interleaving and simultaneous [8] models with rel-
ative timing. Properties to be verified for correctness are
generated. The composed model with properties are model
checked for correctness with the industry-strength symbolic
engine NuSMV [2]. If all properties are verified to be true
then the system composed of the controllers has no tim-
ing or protocol interaction failures. In case of any counter
example, one needs to investigate the system of controllers
to determine if additional timing constraints or a different
protocol is required for correctness.
An asynchronous linear pipeline controller (LC) circuit
and specification are introduced. This circuit implements
a timed (burst-mode [3, 15]) asynchronous protocol. Mod-
eling techniques with relative timing for interleaving and
simultaneous models are then illustrated for this example.
The properties to be verified for correctness are explained.
This approach is applied to the design of some other circuits
and compositions of protocols. This approach is shown to
be promising for hierarchical model checking of larger timed
and untimed asynchronous hardware protocols. However,
compositional reasoning aspects must be applied for scaling
this approach to very large examples.
2. BACKGROUND
2.1 Asynchronous Hardware Protocols
Asynchronous systems do not have the global synchro-
nization that a clock signal provides in synchronous systems,
and therefore must rely on formal handshake protocols for
correct sequencing and behavior. The modularity of asyn-
chronous systems is derived from these formal handshake
protocols. For timed asynchronous hardware protocols, the
timing constraints must be enforced to avoid any computa-
tional interference errors where input changes occur in un-
accepting states to a protocol [14]. These timing constraints
ensure compositional correctness of the composed modules.
Fig. 2 shows the petri net and Calculus of Communicating
Systems (CCS) [9] specification for the LC example [4]. This
specifies a timed handshake protocol with lr (left request)
and ra (right acknowledge) as inputs and rr (right request)
and la (left acknowledge) as the outputs. LEFT and RIGHT
controllers in the CCS specification are barrier synchronized
with causal arcs c1 and c2. Dotted arcs r1 and r2 are the
relative timing arcs in the petri net which explicitly enforce
timing by constraining the input arrival times. Without the
relative timing constraints r1 and r2, the protocol is not
burst-mode and becomes a different untimed protocol.
2.2 Relative timing
Relative timing (RT) is a method that explicitly repre-
sents the signal-ordering effect timing provides to a system.
The ordering is logically related to a pair of signals. The
common timing reference in a sequential protocol can be
found by backtracking to a common causal reference signal
Figure 2: Petri net and CCS specification of LC.
called a point-of-divergence (POD). The signal events that
must be ordered are listed in a point-of-convergence (POC)
with a timing relationship. These path-based timing con-
straints are represented in the equation pod 7→ poc0 ≺
poc1. The semantics are such that when the event pod oc-
curs, poc0 must strictly occur before poc1. The equation
can be annotated by signal logic levels, logical guards, etc.
Relative timing constraints help to achieve behavioral cor-
rectness topographically by satisfying a required temporal
property. When the constraints are enforced, there is prun-
ing of state space because of sub graph eliminations [14].
2.3 Symbolic Model Checking
Model checking is verifying certain properties being true
which behaviorally and temporally describe the system. Ex-
plicit state exploration techniques which express the transi-
tion relation in an explicit manner are more prone to state
explosion problems. To avoid this problem, engines such
as NuSMV apply the symbolic methods of Binary Decision
Diagrams (BDD) and SATisfiability (SAT) [6]. Here, the
state space is reduced by exploring state and transition sets
rather than individual states or transitions. Model check-
ing for BDD is based on checking the reachability with im-
age and pre-image computations. In the case of SAT based
Bounded model checkers, transition relations are unrolled
for a bounded length. Unrolled transition boolean formu-
lae in conjunction with negated properties is converted into
Conjunctive Normal Form (CNF) or And Invert Graphs
(AIG) boolean formulas. SAT Solvers verify for satisfiabil-
ity on the combined set of boolean clauses. A failure occurs
when the clauses find a solution, otherwise the property is
verified to be true.
2.4 Property Specification Languages
Model checking of a particular property can be broadly
classified as linear time (Linear Temporal Logic (LTL)) and
branching time (Computational Tree Logic (CTL)) [7]. In
case of LTL, There are no quantifiers in LTL, hence linear
time path evaluation occurs by using proposition logic for
describing the properties. In case of CTL, there is quan-
tification of the paths with ForAll (A) and ThereExists (E)
quantifiers. There are several other variants of temporal
logic which include both LTL and CTL. The Property Spec-
ification Language (PSL)/Sugar [1] is a standardized prop-
erty specification language which is an IEEE 1850 standard.
It is sufficiently generalized and has all the features of LTL
and CTL.
3. MODELINGWITH RELATIVE TIMING
Compositions of asynchronous hardware protocols are re-
quired to perform system level verifications. Each proto-
(a)
Extended State Graph is a seven
tuple: EG(P, A, S, Init, L, [C])
where
P is the finite set of atomic
propositions
A is a finite set of actions
S is a finite set of states
Init is the initial state
R ⊆ S × A × S is the set of state
transitions.
L : s → 2P is the state labeling
function.
[C] represents any conditional
event variables which are set/reset
and probed for transitions R.
(b)
Figure 3: LC Extended State Graph (a) and Formal
Definition of Extended State Graph (b).
col specification is converted into an extended state graph.
These are then converted into interleaving and simultaneous
models used by the verification engines as described below.
3.1 Extended State Graph Formalism
The extended state graph (ESG) is a boolean representa-
tion of a transition system with transition actions and states.
Every state is assigned a binary vector of signal values for
both inputs and outputs. The ESG has optional input con-
ditions [C] for input and output transitions as defined in
Fig. 3(b). Conditions are event variables which are set and
reset based on the input/output behavior of the state graph.
These may be required for modeling the causal arcs of a
state transition graph or a petri net. This is shown for the
LC example in Fig. 3(a). The minimized specification of an
ESG can also be used as a standard state graph without
the optional input condition. In that case, there may be
improvement in performance based on modeling techniques.
3.2 Modeling Relative timing
Timed asynchronous protocols are modeled with relative
timing constraints. The relative ordering of events can be
tracked with auxiliary relative timing (RT) variables. These
variables are set and reset based on the occurrence of events.
One RT variable is required per RT constraint. The RT
variable for constraint pod 7→ poc0 ≺ poc1 is set upon
event pod and reset upon event poc0 as shown in Fig. 4.
The event poc1 is constrained by the status of the relative
timing variable (r1 in the figure) and can only fire after r1
is reset. RT variables are probed at the level of hierarchy in
a design where the POC and POD signals reside.
One protocol timing constraint that must hold for the
composition of specifications in Fig. 2 is lr+ 7→ rr+ ≺
lr-. Here, the RT variable rt1 (correlating to arc r1 the
figure) is asserted with lr+ and reset with rr+. Signal lr-
is constrained to fire only when variable rt1 is not asserted.
Relative timing constraints can be shared when they use
the same set and reset conditions. For example, if we had
two constraints lr+ 7→ rr+ ≺ lr- and lr+ 7→ rr+ ≺ lr+,
they could share the same RT constraint. In addition, as
timing is mapped into the logic domain, constraints can be
further optimized based on dependencies between RT con-
straints and events.
3.3 Interleaving Model
The interleaved concurrency model only allows a single
process to evolve at any time. This successfully models asyn-
Figure 4: Modeling Relative timing constraint.
chronous hardware protocols. The transition relation R can
be formally described as below.
R = ∨iRi where Ri = (v
′
i ⇔ fi) ∧ (∧j 6=i(v
′
j ⇔ vj))
In any of the transitions, the new modified value v′i is
evaluated with function fi for one of the state variable and
the rest of the variables remain unchanged. This disjunction
of component relations allows only one of them to change.
NuSMV code for the LC left and rightmodules is shown
below. The left and right modules are composed to create
the specification for the module lc with the lproc and rproc
instantiations. The outputs of the left and right modules
are la and rr respectively, with lr and ra being inputs. The
protocol controller specifications are modeled as extended
state graphs. Each module has four states and the state ma-
chine is modeled with init() and next() operators to represent
its sequential behavior. The FAIRNESS running constraint
forces each of the module instances to execute infinitely of-
ten. Outputs la and rr are assigned values based on the
controller specification. Similarly, the conditional auxiliary
variables are set and reset.















state=s1 & (c2 = 1) : 1;










(state = s5) & (c1=1) : s6;
...
esac;








Signal ordering imposed by RT constraints can be mod-
eled without changing the internal behavior of a protocol.
Ordering is achieved by modifying the behavior of an in-
put to a protocol from its environment. Two LCs composed
with two RT constraints modeled at the interface are pic-
tured in Fig. 5. Signal lc0.rproc.rr of two composed LC pro-
tocols is constrained in the figure by modifying its behavior
before supplying it as signal c_lr to lc1.lr. Without this con-
straint, input changes will occur in unaccepting states result-
ing in an error. In an unconstrained composition, lc0.rproc.rr
can go low before lc1.rproc.rr goes high, resulting in the er-
ror on signal lc1.lr. This error is avoided by the constraint
lr+ 7→ rr+ ≺ lr- modeled with RT variable rt1.
Code for the composed system of Fig. 5 is shown below.
Keyword process is necessary for the module instances lc0
and lc1 during interleaving composition. This makes process
execution non-deterministic with unbounded delay, correctly
Figure 5: Composition of two Linear controllers
with Relative timing constraints.
modeling asynchronous protocols. Because each process is
executed independently, the setting and resetting of the RT
constraints must occur within a process. Boolean variable
rt1 is used for constraint lr+ 7→ rr+ ≺ lr- on process lc1.
(The code for constraint rt2 is not shown for brevity.) Vari-
able rt1 is set in the left and reset in the right process of
lc. The RT variable is sensed at the top level of hierarchy
to constrain signal ordering. This is performed in the final
ASSIGN statement in the code below, ensuring that lr- can
happen only when the rt1 is reset. Similarly, lc1.lproc.la is
constrained and applied as c ra to the lc0.ra module.
Composed and RT Constrained Interleaving LC model code














--Reset RT variable in ‘right’
ASSIGN
next(rt1) := case












Simultaneous model allows execution of multiple processes
at the same time. Within each process, there is indepen-
dent choice to undergo a state transition or remain in the
same state non-deterministically. the required reachability
is explored similarly to the interleaving model. This ap-
proach also correctly models asynchronous hardware proto-
cols. Transition relation R is formally defined as below:
R = ∧1≤i≤nRi where Ri = (v
′
i ⇔ fi) ∨ (v
′
i ⇔ vi)
For any transition, either the modified variable value v′i is
evaluated by fi or the old value holds for any state variable
vi. This modeling of simultaneous execution differs with re-
spect to interleaving model in three ways: (i) The union key-
word needs to be used for modeling non-deterministic nature
of next state transitions [8]. (ii) While setting and resetting
outputs and auxiliary variables based on the events, one has
to make sure whether the next state is the one which is de-
sired using next() operator. (iii) There is no process keyword
to be used for module instances. Since all process are allowed
to run every time no fairness constraints are needed. Code
for the LC example is shown below for the left and right
modules.
In the simultaneous model we can set and reset the RT
variables at the top level of hierarchy by probing the signal
variables that cause the change. (This can be performed
internal if all signals are in the same module.) Like the
interleaving model, the signals are also constrained at this
level of hierarchy. Modules are composed without a process
keyword as shown in LC example code below.





































































& (c_lr=1) : 0;
1 : c_lr;
esac;
RT variable rt1 is set and reset as shown. The variable
is set after the POD event i.e, lc0.rproc.rr+, and reset after
lc1.rproc.rr+. The constrained event can only occur after the
reset of the RT variable. The composition of the modules is
the same as the interleaving model shown in Fig. 5.
4. PROPERTIES VERIFIED
4.1 Deadlock and Livelock freedom
A composition of asynchronous protocols must be free
from deadlocks and livelocks. This can be verified by check-
ing the reachability of two distinct states in possible paths
[13] with CTL properties as shown below for the LC exam-
ple. Distinct states were verified for reachability in LC ex-
ample and there were no deadlocks detected. With regards
to automation, initial states of the individual controllers can
be used to check reachability.
SPEC AG EF lc1.rproc.state = s5;
SPEC AG EF lc1.lproc.state = s0;
4.2 Semi-Modularity Check
The protocol in this paper is a timed burst-mode protocol.
Therefore a relative ordering of events at the interface is
required. The following PSL property verifies the ordering
constraint lr+ 7→ rr+ ≺ lr- of the protocol composition in
Fig. 5. The first sequence of c_lr within { } i.e., c_lr+,
sequentially implies rr+ should occur before c_lr-. This
property was verified to always be true with the relative
timed model. Without relative timing, this property fails to
satisfy and generates a counter example.
(a) (b)
Figure 6: Semi-modular state graph of NAND Gate
and C-Element Implementation with NAND gates
PSLSPEC always ({c_lr=0;c_lr=1}
((lc1.rproc.rr=0 & next(lc1.rproc.rr=1))
before (c_lr=1 & next(c_lr=0))));
4.3 Failure reachability
Another way to verify correct timed behavior is to in-
clude a transition to a failure state on the occurrence of an
unaccepted input. If the failure state is reachable, an error
has occurred. Such transitions must be avoided through RT
constraints for the protocol to be correct. This requires a
change to the ESG as shown below. In this model, lr lower-
ing in state s2 if rt1 is asserted is an illegal input condition
which leads to the failure state f.








(state = s0) & (lr=1) : s1;
...
(state = s2) & (rt1=1)




/*Properties verified with and
without relative timing.
With input constrained by RT,
failure state is not reachable.
Without RT constraint,
Failure state is reachable.*/
--true with RT and false without
CTLSPEC !EF
(lc1.lproc.state = f);
--true with RT and false without
PSLSPEC never (eventually!
(lc1.lproc.state = f));
--false with RT and true without
SPEC AG EF lc1.lproc.state = f;
4.4 Eventuality and Liveness
Behavioral properties of a protocol and its composition
are specific to the design. These will not be automatically
generated by the CAD tool we are developing. However,
the tool will be designed such that the user can provide
additional properties to verify. For example, a user could
provide the following PSL property verifying that always
eventually, whenever there is left most request li+, there
will always eventually be the right most request rr+.
PSLSPEC always eventually!({li=0;li=1}(always eventually!
(lc1.rproc.rr=0 & next(lc1.rproc.rr=1))));
5. CASE STUDIES AND RESULTS
5.1 C-Element
An implementation of a C-Element protocol with gates is
shown in Fig. 6(b). This C-Element protocol can be veri-
fied as a composition of asynchronous NAND gate protocols.
The semi-modular state graph of a two input NAND gate
is shown. Failure occurs if inputs change when they are not
enabled, indicated by blank spaces in the state graph.
Figure 7: LC example: System diameter for Si-
multaneous and Interleaving models with different
stages.
Figure 8: LC example: Execution times for semi-
modular property being true of Interleaving and Si-
multaneous models with different stages.
The state graph for a two input NAND gate can be mod-
eled equivalently in NuSMV model. Similarly, the three in-
put NAND gate is modeled and all the modules are com-
posed in both interleaving and simultaneous models. Dead-
lock properties were verified. Relative timing constraints
modeled and verified include:
c+ 7→ ac+ ≺ b-
c+ 7→ bc+ ≺ a-
c+ 7→ ac+ ≺ a-
c+ 7→ bc+ ≺ b-
5.2 Linear Controller
The composition of linear controllers shown in Fig. 5 is
verified. The two RT constraints are applied.
lr+ 7→ rr+ ≺ lr-
ra- 7→ la+ ≺ ra+
Reachable states were same for both interleaving and si-
multaneous models without applying the RT constraints.
Performance evaluation of the LC composition is measured
with different modeling techniques, properties, symbolic meth-
ods, and different number of pipeline stages. A worksta-
tion with AMD AthlonTM 64 X2 Dual core processor 5600,
2.9GHz and 2GB memory was used. The NuSMV engine
was employed using its default parameters. Fig. 7 compares
the system diameter [2] for interleaving and simultaneous
models with different pipeline stages. Fig. 8 shows the ex-
ecution times in seconds for interleaving and simultaneous
models. Fig. 9 compares BDD and SAT methods for the
simultaneous model in terms of execution times required for
finding a counter example/failure. This also shows the com-
Figure 9: LC example:Execution times of BDD and
SAT methods for a semi-modular failure property
and clauses for SAT method with different stages.
parison in number of clauses with different pipeline stages.
The simultaneous model is more efficient with regards to
execution time and system diameter. SAT based methods
have reduced execution times for finding a counter example
when compared to BDD. SAT based methods are dependent
on the unroll bound of the failures.
6. CONCLUSIONS
A symbolic model checking flow for verifying systems of
timed asynchronous protocols is presented. Timing failures
are manifest by the occurrence of unaccepted inputs in a
system composed of asynchronous protocols. A method has
been developed to integrate RT constraints into the proto-
cols in order to prevent timing failures. Timing is efficiently
modeled in a hierarchical fashion by reducing the reachable
space of the composed protocols, with overhead of the added
RT variables. This method does not modify the behavior of
the initial protocols composed in a system. The approach
has been applied to both interleaving and simultaneous ex-
ecution models. In general the simultaneous models show
better performance. The industry-strength NuSMV engine
was employed. A number of properties can be automat-
ically generated to verify liveness and timing correctness.
The flow was validated on two examples using interleaving
and simultaneous models. For the linear pipeline controller
example, in the simultaneous model, SAT methods tend to
find a counter example in lesser time than BDD methods.
This work has laid the foundation for the development of
a CAD tool to automate push-button verification of large
timed asynchronous designs.
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